

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**C. Amendments to the Claims.****1. (Original) A memory device, comprising:**

at least a first memory cell array coupled to a read data bus that
5 outputs read data and coupled to a separate write data bus that inputs
write data, the at least first memory cell array accessing read data in
response to a first type edge of a first clock and latching write data on at
least the first type edge of the first clock; and

at least a second memory cell array coupled to the read data bus
10 and coupled to the write data bus, the at least second memory cell array
accessing read data in response to a first type edge of a second clock and
latching write data on at least the first type edge of the second clock, the
second clock being phase shifted with respect to the first clock by less
than 180°.

2. (Original) The memory device of claim 1, wherein:

the first and second memory cell arrays comprise sections of n
15 $\times m$ memory cells, and the write data bus includes m input data lines.

3. (Original) The memory device of claim 1, wherein:

20 the first and second memory cell arrays comprise static random
access memory (SRAM) cells.

4. (Original) The memory device of claim 1, wherein:

the second clock is synchronous with, and phase shifted by about
90° with respect to the first clock.

5. (Original) The memory device of claim 1, wherein:

25 the first memory cell array latches write data on both the first and
second type edges of the first clock; and

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

the second memory cell array latches write data on both the first and second type edges of the second clock.

6. (Original) The memory device of claim 1, further including:

5 an address bus different than the read data bus and write data bus;
a first address latch coupled between the address bus and the first memory cell array that latches an address value on the address bus in response to the first type edge of the first clock, and outputs an internal address; and

10 a second address latch coupled between the first address latch and the second memory cell array that latches the internal address value in response to the first type edge of second clock.

7. (Original) The memory device of claim 1, further including:

15 a multiplexer having one input coupled to the first memory cell array and another input coupled to the second memory cell array that outputs read data at least four times the rate of the first clock signal.

8. (Original) The memory device of claim 1, further including:

20 an address bus different than the read data bus and write data bus;
a first write address decoder coupled to the first memory cell array;
a first write address register coupled to the address bus having an output coupled to a first write address decoder;

a second write address decoder coupled to the second memory cell array; and

25 a second write address register coupled to the first write address register having an output coupled to a second write address decoder.

9. (Original) A memory device, comprising:

a number of N memory cell arrays, each comprising at least two sections, the number N being an integer greater than 1;

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

a first write register that latches write data for a first of section of a first memory cell array on a rising edge of a first clock signal and latches write data for a second section of the first memory cell array on a falling edge of the first clock signal; and

5 a second write register that latches write data for a first section of a second memory cell array on a rising edge of a second clock signal and latches write data for a second section of the second memory cell array on a falling edge of the second clock signal, the second clock signal have essentially the same frequency as the first clock signal but being phase
10 shifted with respect to the first clock signal by about $180^\circ/N$.

10. (Currently Amended) The memory device of claim 9, wherein:

the number N is ~~no-less~~greater than 2.

11. (Original) The memory device of claim 9, wherein:

15 each memory cell array comprises M sections; and
the first memory cell array and second memory cell array provide a burst of M read data values in response to one read address.

12. (Original) The memory device of claim 11, further including:

20 a read output register circuit that receives M read data values from each memory cell array, and outputs such data as $N * M$ words at a different phase with respect to one another.

13. (Original) The memory device of claim 9, further including:

25 an address latch corresponding to each memory cell array, each address latch being arranged in series in a predetermined order and latching an address value according to a phase delay with respect to a previous address latch in the series, the phase delay being about $180^\circ/N$.

14. (Original) The memory device of claim 9, further including:

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

a multiplexer for outputting read data from the memory cell arrays at a frequency of $N * F$, where F is the frequency of the first and second clock signals.

- 5 15. (Original) A method of increasing data throughput in a memory device, the method comprising the steps of:

accessing a first of N memory cell arrays on a first-type edge and second-type edge of a first clock signal in response to one address value;

10 accessing a second of the N memory cell arrays on a first-type edge and second-type edge of a second clock signal in response to the same address value, the second clock signal having essentially the same frequency as the first clock signal but being phase shifted with respect to the first clock signal by about $180^\circ/N$; and

outputting read data on a different bus than write data.

15

16. (Currently Amended) The method of claim 15, wherein:

in a read operation,

the step of accessing the first of N memory cell arrays includes latching a read address on first-type edges of the first clock signal and

20 latching write addresses on second-type edges of the first clock signal; and

the step of accessing the second memory cell array includes latching a read address on first-type edges of the second clock signal and latching write addresses on second-type edges of the second clock

25 signal.

17. (Currently Amended) The method of claim 15, further including:

in a burst mode,

the step of accessing the first of N memory cell arrays includes

30 accessing each of M sections of the first memory cell array in synchronism with different first-type and second-type edges of the first

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

clock signal; and

the step of accessing the second memory cell array includes
accessing each of M sections of the second memory cell array in
synchronism with different first-type and second-type edges of the second
clock signal.

18. (Original) The method of claim 17, further including:

in a read operation, outputting $N * M$ read data values within the
duration of a first clock signal cycle in response to a single read address.

19. (Original) The method of claim 15, further including:

in a read operation, outputting read data from the first memory cell
array in synchronism with an output clock having essentially the same
frequency as the first clock signal, and outputting read data from the
second memory cell array in synchronism with second output clock having
essentially the same frequency as the first clock signal; wherein
the read data is output from the second memory cell array with
about a $180^\circ/N$ phase shift with respect to the output clock.

20. (Currently Amended) The method of claim 15, wherein:

in a write operation, the step of accessing the first of N memory cell
arrays includes latching write data on first-type edges and second-type
edges of the first clock signal; and

the step of accessing the second memory cell array includes
latching write data on first-type edges and second-type edges of the
second ~~first~~-clock signal.